riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes/proc
History
Clifford Wolf cc4f10883b Renamed RTLIL::{Module,Cell}::connections to connections_ 2014-07-26 11:58:03 +02:00
..
Makefile.inc Major improvements in mem2reg and added "init" sync rules 2013-11-21 13:49:00 +01:00
proc.cc Major improvements in mem2reg and added "init" sync rules 2013-11-21 13:49:00 +01:00
proc_arst.cc Renamed RTLIL::{Module,Cell}::connections to connections_ 2014-07-26 11:58:03 +02:00
proc_clean.cc SigSpec refactoring: using the accessor functions everywhere 2014-07-22 20:39:37 +02:00
proc_dff.cc Renamed RTLIL::{Module,Cell}::connections to connections_ 2014-07-26 11:58:03 +02:00
proc_init.cc Replaced more old SigChunk programming patterns 2014-07-24 23:10:58 +02:00
proc_mux.cc Renamed RTLIL::{Module,Cell}::connections to connections_ 2014-07-26 11:58:03 +02:00
proc_rmdead.cc Added help messages to proc_* passes 2013-03-01 09:26:29 +01:00