This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
c851f51656
yosys
/
passes
History
Clifford Wolf
c851f51656
Added lut2mux pass
2015-09-18 21:55:48 +02:00
..
cmds
Fixed port ordering in "splitnets" cmd
2015-09-01 13:10:36 +02:00
equiv
Spell check (by Larry Doolittle)
2015-08-14 10:56:05 +02:00
fsm
Added $logic_not handling to fsm_detect
2015-09-18 10:46:50 +02:00
hierarchy
Spell check (by Larry Doolittle)
2015-08-14 10:56:05 +02:00
memory
Keep gcc from complaining about uninitialized variables
2015-08-14 23:26:49 +02:00
opt
Added detection of "mux inverter" chains in opt_const
2015-09-18 11:55:31 +02:00
proc
Re-created command-reference-manual.tex, copied some doc fixes to online help
2015-08-14 11:27:19 +02:00
sat
Added sat -show-regs, -show-public, -show-all
2015-08-18 17:14:30 +02:00
techmap
Added lut2mux pass
2015-09-18 21:55:48 +02:00
tests
Re-created command-reference-manual.tex, copied some doc fixes to online help
2015-08-14 11:27:19 +02:00