riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends
History
Clifford Wolf c4c299eb5a Do not allow memory bit select on the left side of an assignment 2013-11-20 12:18:46 +01:00
..
ast Do not allow memory bit select on the left side of an assignment 2013-11-20 12:18:46 +01:00
ilang Fixed parsing of value-less attributes in ilang 2013-10-23 18:38:31 +02:00
verilog Added "synthesis" in (synopsys|synthesis) comment support 2013-11-20 11:44:09 +01:00