riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes
History
Eddie Hung aa552cefa3
Merge pull request #1927 from YosysHQ/eddie/design_remove_assert 
kernel: Design::remove(RTLIL::Module *) to check refcount_modules_
 		2020-04-16 08:06:12 -07:00
..
cmds Merge pull request #1927 from YosysHQ/eddie/design_remove_assert 2020-04-16 08:06:12 -07:00
equiv kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
fsm kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
hierarchy Use more descriptive variable name. 2020-04-06 14:37:07 +00:00
memory memory_bram: Fix ignorance of valid, matched rules 2020-04-10 21:48:04 +01:00
opt opt_expr: Fix X and CO outputs for $alu identity-mapping rules. 2020-04-16 11:48:29 +02:00
pmgen kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
proc kernel: big fat patch to use more ID::*, otherwise ID(*) 2020-04-02 09:51:32 -07:00
sat Merge pull request #1830 from boqwxp/qbfsat 2020-04-15 17:33:50 +02:00
techmap Merge pull request #1933 from YosysHQ/eddie/zinit_more 2020-04-15 08:36:25 -07:00
tests Clean up `passes/tests/test_autotb.cc`. 2020-04-06 04:25:21 +00:00