riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/ast
History
Marcelina Kościelnicka a4c04d1b90 ast: fix dump_vlog display of casex/casez 
The first child of AST_CASE is the case expression, it's subsequent
childrean that are AST_COND* and can be used to discriminate the type of
the case.
 		2021-01-29 16:28:15 +01:00
..
Makefile.inc Added Verilog/AST support for DPI functions (dpi_call() still unimplemented) 2014-08-21 12:43:51 +02:00
ast.cc ast: fix dump_vlog display of casex/casez 2021-01-29 16:28:15 +01:00
ast.h verilog: improved support for recursive functions 2020-12-31 18:33:59 -07:00
dpicall.cc dpi: Support for chandle type 2021-01-23 22:24:31 +00:00
genrtlil.cc genrtlil: fix mux2rtlil generated wire signedness 2020-12-22 17:49:16 -07:00
simplify.cc Fix input/output attributes when resolving typedef of wire 2021-01-18 17:31:22 +01:00