riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/ecp5
History
David Shah bdfead8c64 ecp5: Adding BRAM maps for all size options 
Signed-off-by: David Shah <dave@ds0.me>
 		2018-10-10 17:18:17 +01:00
..
.gitignore ecp5: First BRAM type maps successfully 2018-10-10 16:35:19 +01:00
Makefile.inc ecp5: First BRAM type maps successfully 2018-10-10 16:35:19 +01:00
arith_map.v ecp5: ECP5 synthesis fixes 2018-07-16 14:33:13 +02:00
bram.txt ecp5: First BRAM type maps successfully 2018-10-10 16:35:19 +01:00
brams_connect.py ecp5: Script for BRAM IO connections 2018-10-10 16:11:00 +01:00
brams_init.py ecp5: First BRAM type maps successfully 2018-10-10 16:35:19 +01:00
brams_map.v ecp5: Adding BRAM maps for all size options 2018-10-10 17:18:17 +01:00
cells_map.v ecp5: Adding synchronous set/reset support 2018-07-14 16:18:01 +02:00
cells_sim.v ecp5: First BRAM type maps successfully 2018-10-10 16:35:19 +01:00
dram.txt ecp5: Don't map ROMs to DRAM 2018-10-01 18:34:41 +01:00
drams_map.v ecp5: Adding DRAM map 2018-07-13 14:08:42 +02:00
synth_ecp5.cc ecp5: First BRAM type maps successfully 2018-10-10 16:35:19 +01:00