riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/opt/opt_lut.ys

3 lines
78 B
Plaintext
Raw Blame History

read_verilog opt_lut.v
equiv_opt -map +/ice40/cells_sim.v -assert synth_ice40
Reference in New Issue View Git Blame Copy Permalink