yosys/techlibs
Clifford Wolf ff5c61b120 Added black box modules for all the 7-series design elements (as listed in ug953) 2016-03-19 11:09:10 +01:00
..
common Progress in cell library documentation 2016-02-01 13:58:10 +01:00
greenpak4 Added nlutmap 2015-09-18 21:57:34 +02:00
ice40 Work around DDR dout sim glitches in ice40 SB_IO sim model 2016-02-07 11:19:48 +01:00
xilinx Added black box modules for all the 7-series design elements (as listed in ug953) 2016-03-19 11:09:10 +01:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00