This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
b463907890
yosys
/
backends
History
Ahmed Irfan
ac896c63e2
modified btor synthesis script for correct use of splice command.
2014-02-12 13:38:28 +01:00
..
autotest
Fixed gentb_constant handling in autotest backend
2013-12-04 09:09:42 +01:00
blif
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
btor
modified btor synthesis script for correct use of splice command.
2014-02-12 13:38:28 +01:00
edif
Replaced RTLIL::Const::str with generic decoder method
2013-12-04 14:14:05 +01:00
ilang
Added support for dump -append
2014-02-04 23:45:30 +01:00
intersynth
beautified write_intersynth
2014-01-25 20:16:38 +01:00
spice
Added "top" attribute to mark top module in hierarchy
2013-11-24 05:03:43 +01:00
verilog
Added $slice and $concat cell types
2014-02-07 17:44:57 +01:00