riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch
History
Marcelina Kościelnicka 9d11575856 efinix: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
..
anlogic anlogic: support BRAM mapping 2021-12-17 20:28:22 +08:00
common Allow initial blocks to be disabled during tests 2021-11-13 21:53:25 +01:00
ecp5 ecp5: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
efinix efinix: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
gatemate Add gitignore for gatemate 2021-12-03 09:56:37 +01:00
gowin gowin: Fix LUT RAM inference, add more models. 2022-02-09 09:04:34 +01:00
ice40 ice40: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
intel_alm intel_alm: M10K write-enable is negative-true 2022-03-09 20:18:06 +00:00
machxo2 iopadmap: Add native support for negative-polarity output enable. 2021-11-09 15:40:16 +01:00
nexus nexus: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
quicklogic quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
xilinx xilinx: Use `memory_libmap` pass. 2022-05-18 17:32:56 +02:00
run-test.sh Add default assignments to SB_LUT4 2021-04-20 12:46:21 +02:00