riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends
History
Clifford Wolf 97a59851a6 Added RTLIL::Cell::has(portname) 2014-07-26 16:11:28 +02:00
..
ast Manual fixes for new cell connections API 2014-07-26 15:58:23 +02:00
ilang Added RTLIL::Cell::has(portname) 2014-07-26 16:11:28 +02:00
liberty Changed users of cell->connections_ to the new API (sed command) 2014-07-26 15:58:23 +02:00
verific Updated verific build/test instructions 2014-07-25 12:16:03 +02:00
verilog Added "make PRETTY=1" 2014-07-24 17:15:01 +02:00
vhdl2verilog Added passing of various options to vhdl2verilog 2014-07-12 10:02:39 +02:00