yosys/map_mux.v at b127ac07f8e7f1d9316a1cc06e3fa2e216bcbe0d - yosys - git with a cup of tea

6 lines

82 B

Verilog

Raw Blame History

 module top(...);
     input a, b, s;
     output y;
     assign y = s?a:b;
 endmodule