yosys/tests/hana/test_simulation_sop_basic_3...

4 lines
63 B
Verilog

module test(input in, output out);
assign out = ~in;
endmodule