This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
af8a5ae5fe
yosys
/
tests
/
errors
/
syntax_err02.v
8 lines
65 B
Verilog
Raw
Blame
History
module
a
;
task
to
(
input
integer
[
3
:
0
]
x
)
;
endtask
endmodule
Reference in New Issue
View Git Blame
Copy Permalink