riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/various/reg_wire_error.ys

2 lines
35 B
Plaintext
Raw Blame History

read_verilog -sv reg_wire_error.sv
Reference in New Issue View Git Blame Copy Permalink