riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel
History
Marcelina Kościelnicka aee439360b Add force_downto and force_upto wire attributes. 
Fixes #2058.
 		2020-05-19 01:42:40 +02:00
..
arria10gx Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
common intel: Map M9K BRAM only on families that have it 2019-07-23 18:11:11 +01:00
cyclone10lp Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
cycloneiv Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
cycloneive Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
cyclonev Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
max10 Add force_downto and force_upto wire attributes. 2020-05-19 01:42:40 +02:00
Makefile.inc synth_intel_alm: alternative synthesis for Intel FPGAs 2020-04-15 11:40:41 +02:00
synth_intel.cc Get rid of dffsr2dff. 2020-04-15 16:22:37 +02:00