yosys/techlibs/xilinx7
Clifford Wolf 6685ad436e Added mapping to techlibs/xilinx7 testbench (exposes EDIF backend todos) 2013-08-27 13:12:26 +02:00
..
cells.v Added simple xilinx7 technology mapping files 2013-08-22 20:31:04 +02:00
counter.v Added simple xilinx7 technology mapping files 2013-08-22 20:31:04 +02:00
counter_tb.v Added simple xilinx7 technology mapping files 2013-08-22 20:31:04 +02:00
run_testbench.sh Added mapping to techlibs/xilinx7 testbench (exposes EDIF backend todos) 2013-08-27 13:12:26 +02:00