riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/verilog/.gitignore

7 lines
68 B
Plaintext
Raw Blame History

/*.log
/*.out
/run-test.mk
/const_arst.v
/const_sr.v
/doubleslash.v
Reference in New Issue View Git Blame Copy Permalink