This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
a8a65db0bc
yosys
/
tests
/
various
/
bug4082.ys
9 lines
92 B
Plaintext
Raw
Blame
History
read_verilog <<EOF
module top;
wire a;
wire b;
assign a = b;
endmodule
EOF
delete w:a
Reference in New Issue
View Git Blame
Copy Permalink