This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
a7ea375cfc
yosys
/
tests
/
opt
/
opt_lut.ys
3 lines
78 B
Plaintext
Raw
Blame
History
read_verilog opt_lut.v
equiv_opt -map +/ice40/cells_sim.v -assert synth_ice40
Reference in New Issue
View Git Blame
Copy Permalink