This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
a66ca0472a
yosys
/
tests
/
tools
History
Clifford Wolf
1afe6589df
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
..
.gitignore
added more .gitignore files (make test)
2013-01-05 11:35:52 +01:00
autotest.sh
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
2013-11-24 20:44:00 +01:00
cmp_tbdata.c
initial import
2013-01-05 11:13:26 +01:00
profiler.pl
initial import
2013-01-05 11:13:26 +01:00
rtlview.sh
Moved common techlib files to techlibs/common
2013-09-15 11:52:57 +02:00
vcdcd.pl
Improved vcdcd.pl (added -d option)
2013-05-14 09:41:47 +02:00