yosys/frontends
Miodrag Milanovic 1cc281ca6f verific: allow memories to be inferred in loops (vhdl) 2022-04-18 09:10:28 +02:00
..
aiger Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ast sv: fix always_comb auto nosync for nested and function blocks 2022-04-05 14:43:48 -06:00
blif Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
json fix handling of escaped chars in json backend and frontend 2022-02-18 17:13:09 +01:00
liberty Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
rpc Fix argument handling in connect_rpc 2020-10-19 13:40:57 +02:00
rtlil Specify minimum bison version 3.0+ 2021-10-01 21:18:33 -06:00
verific verific: allow memories to be inferred in loops (vhdl) 2022-04-18 09:10:28 +02:00
verilog verilog: support for time scale delay values 2022-02-14 15:58:31 +01:00