This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
a1c62b79d5
yosys
/
backends
History
Clifford Wolf
b0c0ede879
Added "init" attribute support to verilog backend
2015-04-04 18:06:52 +02:00
..
blif
Added write_blif -attr
2015-03-02 23:47:45 +01:00
btor
Update README
2015-04-03 17:11:45 +02:00
edif
Added EDIF backend support for multi-bit cell ports
2015-02-01 15:43:35 +01:00
ilang
Shorter "dump" options
2015-01-31 23:52:36 +01:00
intersynth
namespace Yosys
2014-09-27 16:17:53 +02:00
json
Documentation for JSON format, added attributes
2015-03-06 10:21:21 +01:00
smt2
Added $assume support to write_smt2
2015-02-26 19:02:55 +01:00
spice
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
verilog
Added "init" attribute support to verilog backend
2015-04-04 18:06:52 +02:00