This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
a14dec79eb
yosys
/
manual
/
PRESENTATION_ExSyn
/
opt_02.v
4 lines
76 B
Verilog
Raw
Blame
History
module
test
(
input
A
,
output
Y
,
Z
)
;
assign
Y
=
A
=
=
A
,
Z
=
A
!
=
A
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink