mirror of https://github.com/YosysHQ/yosys.git
The former prefix does not need to be escaped in Verilog, unlike the latter, and the Yosys convention is to use the former. |
||
---|---|---|
.. | ||
Makefile.inc | ||
cxxrtl.cc | ||
cxxrtl.h |