riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/backends/verilog
History
Catherine d9a4a42389 write_verilog: don't `assign` to a `reg`. 
Fixes #2035.
 		2024-04-03 13:06:45 +02:00
..
Makefile.inc initial import 2013-01-05 11:13:26 +01:00
verilog_backend.cc write_verilog: don't `assign` to a `reg`. 2024-04-03 13:06:45 +02:00