riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/no-icarus
History
Clifford Wolf 7764d0ba1d initial import 2013-01-05 11:13:26 +01:00
..
README initial import 2013-01-05 11:13:26 +01:00
autowire.v initial import 2013-01-05 11:13:26 +01:00
var_range.v initial import 2013-01-05 11:13:26 +01:00

README 

This directory contains test cases that can't be tested using Icarus Verilog
because they exceed the Verilog subset that is supported by Icarus Verilog.