yosys/test_intermout_exprs_unaryplus_test.v at 9808acdc759c10a6b6342e631685e14e25fa033f - yosys - git with a cup of tea

5 lines

64 B

Verilog

Raw Blame History

 module test(output out, input in);
 assign out = +in;
 endmodule