yosys/techlibs/machxo2/lutrams.txt

ram distributed $__DPR16X4C_ {
	abits 4;
	width 4;
	cost 4;
	init no_undef;
	prune_rom;
	port sw "W" {
		clock posedge;
	}
	port ar "R" {
	}
}