riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch/xilinx/bug3670.ys

4 lines
76 B
Plaintext
Raw Blame History

read_verilog bug3670.v
read_verilog -lib -specify +/xilinx/cells_sim.v
abc9
Reference in New Issue View Git Blame Copy Permalink