mirror of https://github.com/YosysHQ/yosys.git
53 lines
822 B
Plaintext
53 lines
822 B
Plaintext
ram block $__ECP5_DP16KD_ {
|
|
abits 14;
|
|
widths 1 2 4 9 18 per_port;
|
|
byte 9;
|
|
cost 128;
|
|
init no_undef;
|
|
port srsw "A" "B" {
|
|
clock anyedge;
|
|
clken;
|
|
wrbe_separate;
|
|
portoption "WRITEMODE" "NORMAL" {
|
|
rdwr no_change;
|
|
}
|
|
portoption "WRITEMODE" "WRITETHROUGH" {
|
|
rdwr new;
|
|
}
|
|
portoption "WRITEMODE" "READBEFOREWRITE" {
|
|
rdwr old;
|
|
}
|
|
option "RESETMODE" "SYNC" {
|
|
rdsrst zero ungated block_wr;
|
|
}
|
|
option "RESETMODE" "ASYNC" {
|
|
rdarst zero;
|
|
}
|
|
rdinit zero;
|
|
}
|
|
}
|
|
|
|
ram block $__ECP5_PDPW16KD_ {
|
|
abits 14;
|
|
widths 1 2 4 9 18 36 per_port;
|
|
byte 9;
|
|
cost 128;
|
|
init no_undef;
|
|
port sr "R" {
|
|
clock anyedge;
|
|
clken;
|
|
option "RESETMODE" "SYNC" {
|
|
rdsrst zero ungated;
|
|
}
|
|
option "RESETMODE" "ASYNC" {
|
|
rdarst zero;
|
|
}
|
|
rdinit zero;
|
|
}
|
|
port sw "W" {
|
|
width 36;
|
|
clock anyedge;
|
|
clken;
|
|
}
|
|
}
|