yosys/recursive.v at 9533cf2916b02aeb9be51ac3b440274b35f1023a - yosys - git with a cup of tea

9 lines

75 B

Verilog

Raw Blame History

 module top;
 sub s0();
 foo f0();
 endmodule
 module foo;
 sub s0();
 endmodule