yosys/tests/verilog/ifdef_nest.ys

8 lines
62 B
Plaintext

read_verilog <<EOF
`ifndef a
`ifdef b
`endif
`else
`endif
EOF