riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 924d9d6e86 Added read-enable to memory model 2015-09-25 12:23:11 +02:00
..
cmos Improved liberty file test case 2015-07-06 17:45:56 +02:00
common Added read-enable to memory model 2015-09-25 12:23:11 +02:00
greenpak4 Added nlutmap 2015-09-18 21:57:34 +02:00
ice40 Added read-enable to memory model 2015-09-25 12:23:11 +02:00
xilinx Added read-enable to memory model 2015-09-25 12:23:11 +02:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00