mirror of https://github.com/YosysHQ/yosys.git
8 lines
316 B
Plaintext
8 lines
316 B
Plaintext
read_verilog ../common/blockram.v
|
|
chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 10 sync_ram_sdp
|
|
synth_intel_alm -top sync_ram_sdp -family cyclonev -noiopad -noclkbuf
|
|
cd sync_ram_sdp
|
|
select -assert-count 1 t:MISTRAL_NOT
|
|
select -assert-count 1 t:MISTRAL_M10K
|
|
select -assert-none t:MISTRAL_NOT t:MISTRAL_M10K %% t:* %D
|