mirror of https://github.com/YosysHQ/yosys.git
8 lines
302 B
Systemverilog
8 lines
302 B
Systemverilog
module top (input clk, reset, antecedent, output reg consequent);
|
|
always @(posedge clk)
|
|
consequent <= reset ? 0 : antecedent;
|
|
|
|
test_assert: assert property ( @(posedge clk) disable iff (reset) antecedent |-> consequent )
|
|
else $error("Failed with consequent = ", $sampled(consequent));
|
|
endmodule
|