This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
8e3754bdb4
yosys
/
tests
/
ice40
/
mul.v
12 lines
99 B
Verilog
Raw
Blame
History
module
top
(
input
[
5
:
0
]
x
,
input
[
5
:
0
]
y
,
output
[
11
:
0
]
A
,
)
;
assign
A
=
x
*
y
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink