yosys/techlibs
Claire Xenia Wolf fe9689c136 Fixed Verific parser error in ice40 cell library
non-net output port 'Q' cannot be initialized at declaration in SystemVerilog mode
2021-10-19 12:33:18 +02:00
..
achronix Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
anlogic Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
common Hook up $aldff support in various passes. 2021-10-02 21:01:21 +02:00
coolrunner2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
easic Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ecp5 abc9: replace cell type/parameters if derived type already processed (#2991) 2021-09-09 10:05:55 -07:00
efinix Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
gowin Gowin: deal with active-low tristate (#2971) 2021-08-20 21:21:06 +02:00
greenpak4 Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ice40 Fixed Verific parser error in ice40 cell library 2021-10-19 12:33:18 +02:00
intel Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
intel_alm CycloneV: Add (passthrough) support for cyclonev_oscillator 2021-10-17 20:00:03 +02:00
machxo2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
nexus Gowin: deal with active-low tristate (#2971) 2021-08-20 21:21:06 +02:00
quicklogic quicklogic: ABC9 synthesis 2021-04-17 20:54:58 +02:00
sf2 Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
xilinx Fixes xc7 BRAM36s 2021-07-30 16:17:22 +02:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00