| .. |
|
aiger
|
xaiger: do not derive cells
|
2020-05-24 08:17:30 -07:00 |
|
blif
|
kernel: big fat patch to use more ID::*, otherwise ID(*)
|
2020-04-02 09:51:32 -07:00 |
|
btor
|
Add flooring division operator
|
2020-05-28 22:59:04 +02:00 |
|
cxxrtl
|
cxxrtl: make logging a little bit nicer.
|
2020-05-26 21:37:32 +00:00 |
|
edif
|
Improve net priorities in EDIF back-end
|
2020-04-21 12:35:25 +02:00 |
|
firrtl
|
Add flooring modulo operator
|
2020-05-28 22:59:03 +02:00 |
|
ilang
|
ilang, ast: Store parameter order and default value information.
|
2020-04-21 19:09:00 +02:00 |
|
intersynth
|
Clean up pseudo-private member usage in `backends/intersynth/intersynth.cc`.
|
2020-04-01 06:32:09 +00:00 |
|
json
|
write_json: dump default parameter values
|
2020-04-21 19:09:00 +02:00 |
|
protobuf
|
Add aiger and protobuf backends binary support
|
2019-09-28 09:51:48 +02:00 |
|
simplec
|
kernel: big fat patch to use more ID::*, otherwise ID(*)
|
2020-04-02 09:51:32 -07:00 |
|
smt2
|
Merge pull request #1885 from Xiretza/mod-rem-cells
|
2020-05-29 16:37:23 +02:00 |
|
smv
|
Add flooring division operator
|
2020-05-28 22:59:04 +02:00 |
|
spice
|
kernel: use more ID::*
|
2020-04-02 07:14:08 -07:00 |
|
table
|
Add "whitebox" attribute, add "read_verilog -wb"
|
2019-04-18 17:45:47 +02:00 |
|
verilog
|
Add flooring division operator
|
2020-05-28 22:59:04 +02:00 |
94c1035389