This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
8738143880
yosys
/
manual
/
PRESENTATION_ExSyn
/
opt_01.v
4 lines
78 B
Verilog
Raw
Blame
History
module
test
(
input
A
,
B
,
output
Y
)
;
assign
Y
=
A
?
A
?
B
:
1
'b1
:
B
;
endmodule
Reference in New Issue
View Git Blame
Copy Permalink