This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
8738143880
yosys
/
manual
/
PRESENTATION_ExSyn
/
memory_02.ys
5 lines
98 B
Plaintext
Raw
Blame
History
read_verilog memory_02.v
hierarchy -check -top test
proc;; memory -nomap
opt -mux_undef -mux_bool
Reference in New Issue
View Git Blame
Copy Permalink