yosys/tests/hana/test_simulation_opt_constpr...

4 lines
64 B
Verilog

module test(input in, output out);
assign out = 1'b1;
endmodule