yosys/tests/hana/test_intermout_always_comb_4_test.v

module test(a, b, c);
input b, c;
output reg a;

always @(b or c) begin
a = b;
a = c;
end
endmodule