riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/errors/syntax_err09.v

4 lines
42 B
Verilog
Raw Blame History

module a(input wire x = 1'b0);
endmodule
Reference in New Issue View Git Blame Copy Permalink