yosys/tests/asicworld/code_tidbits_wire_example.v

module wire_example( a, b, y);
  input a, b;
  output y;

  wire a, b, y;

  assign y = a & b;

endmodule