This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
83e2d87fb8
yosys
/
passes
History
Eddie Hung
83e2d87fb8
Keep track of bits in variable length chain, to check for taps
2019-08-23 16:21:10 -07:00
..
cmds
More use of IdString::in()
2019-08-15 09:23:57 -07:00
equiv
Spelling
2019-08-22 16:06:36 -07:00
fsm
RTLIL::S{0,1} -> State::S{0,1}
2019-08-07 11:12:38 -07:00
hierarchy
stoi -> atoi
2019-08-07 11:09:17 -07:00
memory
stoi -> atoi
2019-08-07 11:09:17 -07:00
opt
Copy-paste typo
2019-08-22 08:43:44 -07:00
pmgen
Keep track of bits in variable length chain, to check for taps
2019-08-23 16:21:10 -07:00
proc
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
sat
In sat: 'x' in init attr should not override constant
2019-08-22 16:42:19 -07:00
techmap
Actually, there might not be any harm in updating sigmap...
2019-08-22 16:16:56 -07:00
tests
More use of IdString::in()
2019-08-15 09:23:57 -07:00