riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/gowin
History
Pepijn de Vos 8226f2db0b ALU sim tweaks 2019-10-24 13:39:43 +02:00
..
Makefile.inc support bram initialisation 2019-09-05 17:25:51 +02:00
arith_map.v use ADDSUB ALU mode to remove inverters 2019-10-21 12:00:27 +02:00
bram.txt support bram initialisation 2019-09-05 17:25:51 +02:00
brams_init.py support bram initialisation 2019-09-05 17:25:51 +02:00
brams_init3.vh GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
brams_map.v fix BRAM width and init 2019-09-06 10:55:04 +02:00
cells_map.v add a few more missing dff 2019-10-21 16:08:13 +02:00
cells_sim.v ALU sim tweaks 2019-10-24 13:39:43 +02:00
determine_init.cc Fix formatting for msys2 mingw build using GetSize 2019-08-01 17:27:34 +02:00
dram.txt GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
drams_map.v GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow 2019-04-12 23:40:02 -05:00
synth_gowin.cc Revert "add MUX support" 2019-09-06 11:28:17 +02:00