yosys/map_xor.v at 820232eacaa88e81be044a90dcc3b96e411dea8c - yosys - git with a cup of tea

6 lines

77 B

Verilog

Raw Blame History

 module top(...);
     input a, b;
     output y;
     assign y = a^b;
 endmodule