yosys/tests/hana/test_simulation_seq_ff_1_test.v

module test(input in,  input clk, output reg out);
always @(posedge clk)
    out <= in;
endmodule