This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
7e02b6a70b
yosys
/
passes
History
Jannis Harder
14ba50908b
sim: Fix $anyseq in nested modules
2022-07-22 14:48:30 +02:00
..
cmds
Merge pull request
#3196
from bfg86/bfg86/rename
2022-06-13 16:00:04 +02:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Avoid unnecessary copy of a potential large constant value.
2022-06-09 16:05:51 +01:00
hierarchy
add hierarchy -smtcheck
2022-06-22 20:53:10 -07:00
memory
memory_map: avoid undriven unused FF inputs for -keepdc
2022-06-28 19:05:35 +02:00
opt
opt_dff: With -keepdc, never turn undef init vals into const drivers
2022-06-29 15:42:39 +02:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_rom: Add special handling of const-0 address bits.
2022-05-18 17:32:30 +02:00
sat
sim: Fix $anyseq in nested modules
2022-07-22 14:48:30 +02:00
techmap
Fix external ABC build after commit
0ca0932b5
.
2022-07-07 08:38:30 +00:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00